Latest
VeriSilicon is China's Broadcom and should take off as custom inference ASIC orders concentrate at mature ASIC design service providers. Jalapeño's 9-month tape-out shows inference ASIC design barriers are lower than assumed, because the slow work of place-and-route, timing signoff and foundry adaptation sits with turnkey platforms. Every hyperscaler wants custom inference chips but won't build back-end teams, so pipelines at Broadcom, Marvell, MediaTek and VeriSilicon should thicken. x.com x.com
